75 lines
3.1 KiB
C
75 lines
3.1 KiB
C
/*
|
|
Copyright (c) 2005-2017 Intel Corporation
|
|
|
|
Licensed under the Apache License, Version 2.0 (the "License");
|
|
you may not use this file except in compliance with the License.
|
|
You may obtain a copy of the License at
|
|
|
|
http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
Unless required by applicable law or agreed to in writing, software
|
|
distributed under the License is distributed on an "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
See the License for the specific language governing permissions and
|
|
limitations under the License.
|
|
|
|
|
|
|
|
|
|
*/
|
|
|
|
#if !defined(__TBB_machine_H) || defined(__TBB_machine_windows_intel64_H)
|
|
#error Do not #include this internal file directly; use public TBB headers instead.
|
|
#endif
|
|
|
|
#define __TBB_machine_windows_intel64_H
|
|
|
|
#define __TBB_WORDSIZE 8
|
|
#define __TBB_ENDIANNESS __TBB_ENDIAN_LITTLE
|
|
|
|
#include "msvc_ia32_common.h"
|
|
|
|
#ifndef __TBB_ATOMIC_PRIMITIVES_DEFINED
|
|
|
|
#include <intrin.h>
|
|
#pragma intrinsic(_InterlockedCompareExchange,_InterlockedExchangeAdd,_InterlockedExchange)
|
|
#pragma intrinsic(_InterlockedCompareExchange64,_InterlockedExchangeAdd64,_InterlockedExchange64)
|
|
|
|
// ATTENTION: if you ever change argument types in machine-specific primitives,
|
|
// please take care of atomic_word<> specializations in tbb/atomic.h
|
|
extern "C" {
|
|
__int8 __TBB_EXPORTED_FUNC __TBB_machine_cmpswp1 (volatile void *ptr, __int8 value, __int8 comparand );
|
|
__int8 __TBB_EXPORTED_FUNC __TBB_machine_fetchadd1 (volatile void *ptr, __int8 addend );
|
|
__int8 __TBB_EXPORTED_FUNC __TBB_machine_fetchstore1 (volatile void *ptr, __int8 value );
|
|
__int16 __TBB_EXPORTED_FUNC __TBB_machine_cmpswp2 (volatile void *ptr, __int16 value, __int16 comparand );
|
|
__int16 __TBB_EXPORTED_FUNC __TBB_machine_fetchadd2 (volatile void *ptr, __int16 addend );
|
|
__int16 __TBB_EXPORTED_FUNC __TBB_machine_fetchstore2 (volatile void *ptr, __int16 value );
|
|
}
|
|
|
|
inline long __TBB_machine_cmpswp4 (volatile void *ptr, __int32 value, __int32 comparand ) {
|
|
return _InterlockedCompareExchange( (long*)ptr, value, comparand );
|
|
}
|
|
inline long __TBB_machine_fetchadd4 (volatile void *ptr, __int32 addend ) {
|
|
return _InterlockedExchangeAdd( (long*)ptr, addend );
|
|
}
|
|
inline long __TBB_machine_fetchstore4 (volatile void *ptr, __int32 value ) {
|
|
return _InterlockedExchange( (long*)ptr, value );
|
|
}
|
|
|
|
inline __int64 __TBB_machine_cmpswp8 (volatile void *ptr, __int64 value, __int64 comparand ) {
|
|
return _InterlockedCompareExchange64( (__int64*)ptr, value, comparand );
|
|
}
|
|
inline __int64 __TBB_machine_fetchadd8 (volatile void *ptr, __int64 addend ) {
|
|
return _InterlockedExchangeAdd64( (__int64*)ptr, addend );
|
|
}
|
|
inline __int64 __TBB_machine_fetchstore8 (volatile void *ptr, __int64 value ) {
|
|
return _InterlockedExchange64( (__int64*)ptr, value );
|
|
}
|
|
|
|
#endif /*__TBB_ATOMIC_PRIMITIVES_DEFINED*/
|
|
|
|
#define __TBB_USE_FETCHSTORE_AS_FULL_FENCED_STORE 1
|
|
#define __TBB_USE_GENERIC_HALF_FENCED_LOAD_STORE 1
|
|
#define __TBB_USE_GENERIC_RELAXED_LOAD_STORE 1
|
|
#define __TBB_USE_GENERIC_SEQUENTIAL_CONSISTENCY_LOAD_STORE 1
|